Design a 4-bit down counter (decrement by 1) and analyze for the same metrics. Assume that no enable signal is used in this case. Assume the same delay characteristic equation and hold
4-Bit Synchronous Down Counter | Tinkercad
Is it possible to design a 3 bit down counter using JK flipflop? - Quora